5秒后页面跳转
EBD11ED8ABFB-7A PDF预览

EBD11ED8ABFB-7A

更新时间: 2024-02-20 04:08:00
品牌 Logo 应用领域
尔必达 - ELPIDA 动态存储器双倍数据速率
页数 文件大小 规格书
19页 208K
描述
1GB Unbuffered DDR SDRAM DIMM EBD11ED8ABFB (128M words 】 72 bits, 2 Banks)

EBD11ED8ABFB-7A 数据手册

 浏览型号EBD11ED8ABFB-7A的Datasheet PDF文件第2页浏览型号EBD11ED8ABFB-7A的Datasheet PDF文件第3页浏览型号EBD11ED8ABFB-7A的Datasheet PDF文件第4页浏览型号EBD11ED8ABFB-7A的Datasheet PDF文件第5页浏览型号EBD11ED8ABFB-7A的Datasheet PDF文件第6页浏览型号EBD11ED8ABFB-7A的Datasheet PDF文件第7页 
PRELIMINARY DATA SHEET  
1GB Unbuffered DDR SDRAM DIMM  
EBD11ED8ABFB (128M words × 72 bits, 2 Banks)  
Description  
Features  
The EBD11ED8ABFB is 128M words × 72 bits, 2  
184-pin socket type dual in line memory module  
(DIMM)  
banks Double Data Rate (DDR) SDRAM unbuffered  
module, mounted 18 pieces of 512M bits DDR SDRAM  
sealed in TSOP package. Read and write operations  
are performed at the cross points of the CK and the  
/CK. This high-speed data transfer is realized by the 2  
bits prefetch-pipelined architecture. Data strobe (DQS)  
both for read and write are available for high speed and  
reliable data bus design. By setting extended mode  
register, the on-chip Delay Locked Loop (DLL) can be  
set enable or disable. This module provides high  
density mounting without utilizing surface mount  
PCB height: 31.75mm  
Lead pitch: 1.27mm  
2.5V power supply  
Data rate: 333Mbps/266Mbps (max.)  
2.5 V (SSTL_2 compatible) I/O  
Double Data Rate architecture; two data transfers per  
clock cycle  
Bi-directional, data strobe (DQS) is transmitted  
/received with data, to be used in capturing data at  
the receiver  
technology.  
Decoupling capacitors are mounted  
beside each TSOP on the module board.  
Data inputs and outputs are synchronized with DQS  
4 internal banks for concurrent operation  
(Component)  
DQS is edge aligned with data for READs; center  
aligned with data for WRITEs  
Differential clock inputs (CK and /CK)  
DLL aligns DQ and DQS transitions with CK  
transitions  
Commands entered on each positive CK edge; data  
referenced to both edges of DQS  
Auto precharge option for each burst access  
Programmable burst length: 2, 4, 8  
Programmable /CAS latency (CL): 2, 2.5  
Refresh cycles: (8192 refresh cycles /64ms)  
7.8µs maximum average periodic refresh interval  
2 variations of refresh  
Auto refresh  
Self refresh  
Document No. E0295E20 (Ver. 2.0)  
Date Published August 2002 (K) Japan  
URL: http://www.elpida.com  
Elpida Memory , Inc. 2002  

与EBD11ED8ABFB-7A相关器件

型号 品牌 描述 获取价格 数据表
EBD11ED8ABFB-7B ELPIDA 1GB Unbuffered DDR SDRAM DIMM EBD11ED8ABFB (1

获取价格

EBD11ED8ADFB ELPIDA 1GB Unbuffered DDR SDRAM DIMM (128M words x72 bits, 2 Ranks)

获取价格

EBD11ED8ADFB-5 ELPIDA 1GB Unbuffered DDR SDRAM DIMM (128M words x72 bits, 2 Ranks)

获取价格

EBD11ED8ADFB-5B ELPIDA 1GB Unbuffered DDR SDRAM DIMM (128M words x72 bits, 2 Ranks)

获取价格

EBD11ED8ADFB-5B-E ELPIDA DDR DRAM Module, 128MX72, 0.7ns, CMOS, DIMM-184

获取价格

EBD11ED8ADFB-5C ELPIDA 1GB Unbuffered DDR SDRAM DIMM (128M words x72 bits, 2 Ranks)

获取价格