5秒后页面跳转
G3401 PDF预览

G3401

更新时间: 2024-04-09 19:03:12
品牌 Logo 应用领域
致新 - GMT /
页数 文件大小 规格书
1页 41K
描述
1-Bit, 2-Bit Bidirectional I2C Bus & Voltage-Level Shift, Open drain Input/Ouput

G3401 数据手册

  
G3401  
Global Mixed-mode Technology  
Dual Bidirectional I2C Bus and SMBus Voltage-  
Level Translator  
is low, the translator switch is off, and a high-impedance  
exists between ports.  
Features  
„
2-Bit Bidirectional Translator for SDA and SCL  
Lines in Mix-Mode I2C Applications  
I2C and SMBus Compatible  
In I2C applications, the bus capacitance limit of 400pF  
restricts the number of devices and bus length. The sys-  
tem designer could isolate two halves of a bus by using  
the G3401; thus, more I2C devices or longer trace length  
can be accommodated.  
„
„
Less than 1.5ns Maximum Propagation Delay to  
Accommodate Standard-Mode and Fast-Model I2C  
Devices and Multiple Masters  
In standard I2C system, pull-up resistors are required to  
provide the logic high levels on the translator’s bus. The  
size of these pull-up resistors depends on the system, but  
each side of the repeater must have a pull-up resistor.  
The G3401 is designed to work with standard-mode and  
fast-mode I2C devices. Standard mode I2C devices only  
specify 3mA in a generic I2C system where standard  
mode devices and multiple masters are possible. Under  
certain conditions, high termination currents can be used.  
„
Allows Voltage-Level Translator Between  
Š 1.2V VREF1 and 2.5V, 3.3V, 5V VREF2  
Š 1.8V VREF1 and 3.3V, 5V VREF2  
Š 3.3V VREF1 and 5V VREF2  
Provides Bidirectional Voltage Translation without  
Direction Pin  
„
„
Low 3.5Ω ON-State Connection Between Input and  
Output Ports Provides Less Signal Distortion  
Open-Drain I2C I/O Ports  
„
„
5V Tolerant I2C I/O Ports to Support Mixed Mode  
Signal Operation  
When the SDA1 or SDA2 port is low, the clamp is in the  
ON state, and a low resistance connection exists between  
the SDA1 and SDA2 ports. Assuming the higher voltage  
is on the SDA2 port, when the SDA2 port is high, the  
voltage on the SDA1 port is limited to the voltage set by  
VREF1. When the SDA1 is high the SDA2 port is pulled up  
to the drain pull-up supply voltage (VDPU) by pull-up resis-  
tors. This function allows a seamless translation between  
higher and lower voltages selected by the user, without  
any directional control. The SCL1/SCL2 channel works  
like the SDA1/SDA2 channel.  
„
„
High Impedance SCL1,SDA1,SCL2 and SDA2 Pins  
for EN=Low  
Lock-up-Free Operation for Isolation When EN=Low  
General Description  
The G3401 is a dual bidirectional I2C and SMBUS volt-  
age-level translator with an enable (EN) input, and is op-  
erational from 1.2V to 3.3V VREF1 and 2.5V to 5.5V VREF2  
.
It allows bidirectional voltage translations between 1.2V  
and 5V, without use of directional pin. The low ON-state  
resistance (rON) of the switch ensures the connections to  
be with minimal propagation delay. When EN is high, the  
translator switch is ON, and the SCL1 I/O and SDA1 I/O  
are connected to the SCL2 and SDA2 I/O, respectively,  
allowing bidirectional data flow between ports. When EN  
All channels have the same electrical characteristics, and  
there is minimal deviation from one output to another in  
voltage or propagation delay. This is a benefit over dis-  
crete translation solutions, since the fabrication of the  
switch is symmetrical.  
Ordering Information  
ORDER  
TEMP.  
RANGE  
PACKAGE  
(Green)  
MARKING  
REMARK  
NUMBER  
G3401V11U  
G3401KC1G  
G3401A91G  
3401  
3401  
-40°C to 85°C  
-40°C to 85°C  
-40°C to 85°C  
VSSOP-8  
OBSOLETE  
TDFN3X2-8  
ADFN3X2-8  
3401  
34  
1x  
G3401A71U  
-40°C to 85°C  
AQFN1.5X1.5-8  
Note: V1: VSSOP-8 KC: TDFN3X2-8 A9: ADFN3X2-8 A7: AQFN1.5X1.5-8  
1: Bonding Code  
U & G: Tape & reel  
Pin Configuration  
G3401  
EN  
G3401  
G3401  
G3401  
GND  
EN  
VREF2  
SCL2  
1
2
3
4
8
7
6
5
1
2
3
4
8
7
6
5
EN  
GND  
VREF1  
SCL1  
VREF1  
7
1
2
3
VREF2  
SCL2  
GND  
VREF1  
SCL1  
EN  
1
2
3
4
8
7
6
5
VREF1  
SCL1  
SDA1  
VREF2  
VREF2  
SCL2  
SDA2  
Thermal  
Pad  
6
5
SCL1  
SDA1  
SCL2  
SDA2  
SDA2  
SDA2  
SDA1  
SDA1  
VSS  
TDFN3X2-8  
Note: Recommend connecting the Thermal Pad to  
the Ground for excellent power dissipation.  
ADFN3X2-8  
VSSOP-8  
AQFN1.5X1.5-8  
TEL: 886-3-5788833  
http://www.gmt.com.tw  
Ver: 0.6  
May 31, 2013  
1

与G3401相关器件

型号 品牌 描述 获取价格 数据表
G3402 GMT 4-Bit Bidirectional Voltage Level Translator for Open Drain and Push-Pull Applications

获取价格

G3402B51D GMT Interface Circuit, PBGA12, GREEN, WLCSP-12

获取价格

G3402B51U GMT Interface Circuit, PBGA12, GREEN, WLCSP-12

获取价格

G3403 GTM P-CHANNEL ENHANCEMENT MODE POWER MOSFET

获取价格

G3403 GMT 1-Bit, 2-Bit Bidirectional I2C Bus & Voltage-Level Shift, Open drain Input/Ouput

获取价格

G3403A GTM P-CHANNEL ENHANCEMENT MODE POWER MOSFET

获取价格