AT27BV4096
Features
Fast Read Access Time - 120 ns
Dual Voltage Range Operation
•
•
Unregulated Battery Power Supply Range, 2.7V to 3.6V
or Standard 5V ± 10% Supply Range
Pin Compatible with JEDEC Standard AT27C4096
Low Power CMOS Operation
•
•
20 µA max. (less than 1 µA typical) Standby for VCC = 3.6V
29 mW max. Active at 5 MHz for VCC = 3.6V
JEDEC Standard Surface Mount Packages
4 Megabit
•
44-Lead PLCC
40-Lead TSOP (10 x 14mm)
High Reliability CMOS Technology
2,000V ESD Protection
200 mA Latchup Immunity
Rapid Programming algorithm - 100 µs/word (typical)
CMOS and TTL Compatible Inputs and Outputs
JEDEC Standard for LVTTL and LVBO
Integrated Product Identification Code
Commercial and Industrial Temperature Ranges
(256K x 16)
Unregulated
Battery-Voltage
High Speed
OTP
•
•
•
•
•
Description
The AT27BV4096 is a high performance, low power, low voltage 4,194,304 bit one-
time programmable read only memory (OTP EPROM) organized as 256K by 16 bits.
It requires only one supply in the range of 2.7V to 3.6V in normal read mode opera-
tion. The by-16 organization makes this part ideal for portable and handheld 16 and
32 bit microprocessor based systems using either regulated or unregulated battery
power.
CMOS EPROM
(continued)
Pin Configurations
Pin Name Function
A0 - A17
O0 - O15
CE
Addresses
Outputs
AT27BV4096
Chip Enable
Output Enable
No Connect
OE
NC
Note: Both GND pins must be
connected.
TSOP Top View
PLCC Top View
Type 1
Note: 1. PLCC package pins 1 and 23
are DON’T CONNECT.
0640A
3-63