Octal, 14-Bit, 50 MSPS,
Serial LVDS, 1.8 V ADC
Data Sheet
AD9252
FEATURES
FUNCTIONAL BLOCK DIAGRAM
AVDD
PDWN
DRVDD
DRGND
8 analog-to-digital converters (ADCs) integrated into 1 package
93.5 mW ADC power per channel at 50 MSPS
SNR = 73 dB (to Nyquist)
ENOB = 12 bits
SFDR = 84 dBc (to Nyquist)
AD9252
14
VIN + A
VIN – A
D + A
D – A
SERIAL
LVDS
ADC
ADC
14
14
VIN + B
VIN – B
D + B
D – B
SERIAL
LVDS
Excellent linearity
DNL = 0.4 LSB (typical); INL = 1.5 LSB (typical)
Serial LVDS (ANSI-644, default)
Low power, reduced signal option (similar to IEEE 1596.3)
Data and frame clock outputs
325 MHz, full-power analog bandwidth
2 V p-p input voltage range
VIN + C
VIN – C
D + C
D – C
SERIAL
LVDS
ADC
14
14
VIN + D
VIN – D
D + D
D – D
SERIAL
LVDS
ADC
ADC
ADC
VIN + E
VIN – E
SERIAL
LVDS
D + E
D – E
1.8 V supply operation
Serial port control
14
14
VIN + F
VIN – F
D + F
D – F
SERIAL
LVDS
Full-chip and individual-channel power-down modes
Flexible bit orientation
Built-in and custom digital test pattern generation
Programmable clock and data alignment
Programmable output resolution
Standby mode
VIN + G
VIN – G
D + G
D – G
SERIAL
LVDS
ADC
ADC
14
VIN + H
VIN – H
D + H
D – H
SERIAL
LVDS
VREF
FCO+
FCO–
SENSE
APPLICATIONS
0.5V
DATA RATE
MULTIPLIER
REFT
REFB
REF
SELECT
Medical imaging and nondestructive ultrasound
Portable ultrasound and digital beam-forming systems
Quadrature radio receivers
Diversity radio receivers
SERIAL PORT
INTERFACE
DCO+
DCO–
SCLK/
DTP
RBIAS AGND CSB SDIO/
ODM
CLK+
CLK–
Tape drives
Figure 1.
Optical networking
Test equipment
The ADC contains several features designed to maximize
flexibility and minimize system cost, such as programmable
clock and data alignment and programmable digital test pattern
generation. The available digital test patterns include built-in
deterministic and pseudorandom patterns, along with custom user-
defined test patterns entered via the serial port interface (SPI).
GENERAL DESCRIPTION
The AD9252 is an octal, 14-bit, 50 MSPS ADC with an on-chip
sample-and-hold circuit designed for low cost, low power, small size,
and ease of use. Operating at a conversion rate of up to 50 MSPS,
it is optimized for outstanding dynamic performance and low
power in applications where a small package size is critical.
The AD9252 is available in an RoHS compliant, 64-lead LFCSP. It is
specified over the industrial temperature range of −40°C to +85°C.
The ADC requires a single 1.8 V power supply and LVPECL-/
CMOS-/LVDS-compatible sample rate clock for full performance
operation. No external reference or driver components are
required for many applications.
PRODUCT HIGHLIGHTS
1. Small Footprint. Eight ADCs are contained in a small package.
2. Low Power of 93.5 mW per Channel at 50 MSPS.
3. Ease of Use. A data clock output (DCO) operates up to
350 MHz and supports double data rate (DDR) operation.
4. User Flexibility. SPI control offers a wide range of flexible
features to meet specific system requirements.
The ADC automatically multiplies the sample rate clock for
the appropriate LVDS serial data rate. A data clock (DCO)
for capturing data on the output and a frame clock (FCO) for
signaling a new output byte are provided. Individual channel
power-down is supported and typically consumes less than
2 mW when all channels are disabled.
5. Pin-Compatible Family. This includes the AD9212 (10-bit)
and AD9222 (12-bit).
Rev. E
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registeredtrademarks arethe property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113 ©2006–2011 Analog Devices, Inc. All rights reserved.
5秒后页面跳转
STM32F030C6芯片介绍：主要参数分析、引脚配置说明、功耗及封装
PCF8591数据手册解读：参数、引脚说明
一文带你了解ss8050参数、引脚配置、应用指南
深入解析AD7606高性能多通道模数转换器：资料手册参数分析
微信公众号
抖音公众号
浙公网安备 33010502006866号 浙ICP备10014259号-119
营业执照ICP证
数据手册
如果您发现信息不准确，
