5秒后页面跳转
WED416S16030A PDF预览

WED416S16030A

更新时间: 2022-04-23 23:00:11
品牌 Logo 应用领域
WEDC 动态存储器
页数 文件大小 规格书
26页 900K
描述
4M x 16 Bits x 4 Banks Synchronous DRAM

WED416S16030A 数据手册

 浏览型号WED416S16030A的Datasheet PDF文件第2页浏览型号WED416S16030A的Datasheet PDF文件第3页浏览型号WED416S16030A的Datasheet PDF文件第4页浏览型号WED416S16030A的Datasheet PDF文件第5页浏览型号WED416S16030A的Datasheet PDF文件第6页浏览型号WED416S16030A的Datasheet PDF文件第7页 
WED416S16030A  
White Electronic Designs  
4M x 16 Bits x 4 Banks Synchronous DRAM  
FEATURES  
DESCRIPTION  
The WED416S16030Ais 268,435,456 bits of synchronous  
high data rate DRAM organized as 4 x 4,196,304 words x  
16 bits. Synchronous design allows precise cycle control  
with the use of system clock. I/O transactions are possible  
on every clock cycle. Range of operating frequencies,  
programmable burst lengths and programmable latencies  
allow the same device to be useful for a variety of high  
bandwidth, high performance memory system applica-  
tions.  
Single 3.3V power supply  
Fully Synchronous to positive Clock Edge  
Clock Frequency = 133, 125, and 100MHZ  
SDRAM CAS Latency = 2  
Burst Operation  
• Sequential or Interleave  
• Burst length = programmable 1,2,4,8 or full page  
• Burst Read and Write  
Available in a 54 pin TSOP type II package the  
WED416S16030Ais tested over the industrial temp range  
(-40°C to +85°C) providing a solution for rugged main  
memory applications.  
• Multiple Burst Read and Single Write  
DATA Mask Control per byte  
Auto Refresh (CBR) and Self Refresh  
• 8192 refresh cycles across 64ms  
Automatic and Controlled Precharge Commands  
Suspend Mode and Power Down Mode  
Industrial Temperature Range  
*This product is subject to change without notice.  
PIN CONFIGURATION  
PIN DESCRIPTION  
Pin Front  
Pin  
19  
20  
21  
Front  
CE#  
BA0  
BA1  
Pin  
37  
38  
39  
Front  
CKE  
A0-12  
Address Inputs  
1
2
VCC  
DQ0  
VCCQ  
DQ1  
DQ2  
VSSQ  
DQ3  
DQ4  
VCCQ  
DQ5  
DQ6  
VSSQ  
DQ7  
VCC  
BA0, BA1 Bank Select Addresses  
CK  
CE#  
WE#  
CK  
Chip Select  
Write Enable  
Clock Input  
Clock Enable  
3
UDQM  
NC/RFU  
VSS  
4
22 A10/AP 40  
5
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
A0  
A1  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
CKE  
6
DQ8  
DQ0-15 Data Input/Output  
7
A2  
VCCQ  
DQ9  
L(U)DQM Data Input/Output Mask  
8
A3  
RAS#  
CAS#  
VDD  
Row Address Strobe  
Column Address Strobe  
Power (3.3V)  
9
VCC  
VSS  
A4  
DQ10  
VSSQ  
10  
11  
12  
13  
14  
DQ11  
DQ12  
VCCQ  
DQ13  
DQ14  
VSSQ  
VDDQ  
VSS  
Data Output Power  
Ground  
A5  
A6  
VSSQ  
NC  
Data Output Ground  
No Connection  
A7  
15 LDQM  
A8  
16  
17  
18  
WE#  
CAS#  
RAS#  
A9  
A11  
A12  
DQ15  
VSS  
White Electronic Designs Corp. reserves the right to change products or specications without notice.  
April 2006  
Rev. 1  
1
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com  

与WED416S16030A相关器件

型号 品牌 描述 获取价格 数据表
WED416S16030A10SI WEDC Synchronous DRAM, 16MX16, 7ns, CMOS, PDSO54, TSOP2-54

获取价格

WED416S16030A75SI WEDC Synchronous DRAM, 16MX16, 6ns, CMOS, PDSO54, TSOP2-54

获取价格

WED416S16030A7SI WEDC Synchronous DRAM, 16MX16, 5.4ns, CMOS, PDSO54, TSOP2-54

获取价格

WED416S16030A8SI WEDC Synchronous DRAM, 16MX16, 6ns, CMOS, PDSO54, TSOP2-54

获取价格

WED416S16030C10SI WEDC 4M x 16 Bits x 4 Banks Synchronous DRAM

获取价格

WED416S16030C75SI WEDC 4M x 16 Bits x 4 Banks Synchronous DRAM

获取价格