5秒后页面跳转
PPG36F-3 PDF预览

PPG36F-3

更新时间: 2024-02-27 07:12:07
品牌 Logo 应用领域
DATADELAY 延迟线逻辑集成电路脉冲脉冲发生器
页数 文件大小 规格书
5页 50K
描述
6-BIT PROGRAMMABLE PULSE GENERATOR(SERIES PPG36F)

PPG36F-3 技术参数

生命周期:Active包装说明:,
Reach Compliance Code:unknown风险等级:5.08
Is Samacsys:NBase Number Matches:1

PPG36F-3 数据手册

 浏览型号PPG36F-3的Datasheet PDF文件第2页浏览型号PPG36F-3的Datasheet PDF文件第3页浏览型号PPG36F-3的Datasheet PDF文件第4页浏览型号PPG36F-3的Datasheet PDF文件第5页 
PPG36F  
Ò
6-BIT PROGRAMMABLE  
PULSE GENERATOR  
(SERIES PPG36F)  
data  
delay  
devices,  
3
inc.  
FEATURES  
PACKAGES  
TRIG  
N/C  
OUT  
N/C  
N/C  
N/C  
RES  
N/C  
N/C  
N/C  
N/C  
GND  
1
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
14  
13  
VCC  
OUT/  
N/C  
N/C  
N/C  
A0  
·
·
·
·
·
·
·
·
·
Digitally programmable in 64 steps  
Monotonic pulse-width-vs-address variation  
Rising edge triggered  
Two separate outputs: inverting & non-inverting  
Precise and stable pulse width  
Input & outputs fully TTL interfaced & buffered  
10 T2L fan-out capability  
2
3
4
5
6
A1  
7
A2  
8
9
N/C  
A3  
Fits standard 24-pin DIP socket  
Auto-insertable  
10  
11  
12  
A4  
A5  
PPG36F-xx  
DIP  
PPG36F-xxM  
Military DIP  
PPG36F-xxC4 Gull-Wing  
PPG36F-xxMC4 Military Gull-Wing  
FUNCTIONAL DESCRIPTION  
PIN DESCRIPTIONS  
The PPG36F-series device is a 6-bit digitally programmable pulse  
generator. The width, PWA, depends on the address code (A5-A0)  
according to the following formula:  
TRIG Trigger Input  
OUT Non-inverted Output  
OUT/ Inverted Output  
A0-A5 Address Bits  
RES Reset  
PWA = PW0 + TINC * A  
VCC +5 Volts  
GND Ground  
where A is the address code, TINC is the incremental pulse width of the  
device, and PW0 is the inherent pulse width of the device. The incremental  
width is specified by the dash number of the device and can range from 0.5ns through 10ns, inclusively.  
RESET is held LOW during normal operation. When it is brought HIGH, OUT and OUT/ are forced into  
LOW and HIGH states, respectively, and the unit is ready for the next trigger input. The address is not  
latched and must remain asserted while the output pulse is active.  
SERIES SPECIFICATIONS  
DASH NUMBER SPECIFICATIONS  
·
Programmed pulse width tolerance: 5% or 2ns,  
whichever is greater  
Part  
Number  
Incremental Width  
Per Step (ns)  
0.5 ± 0.3  
1 ± 0.5  
Total Width  
Change (ns)  
31.5 ± 2.00  
63.0 ± 3.15  
126.0 ± 6.30  
189.0 ± 9.45  
252.0 ± 12.6  
315.0 ± 15.8  
378.0 ± 18.9  
441.0 ± 22.1  
504.0 ± 25.2  
567.0 ± 28.4  
630.0 ± 31.5  
PPG36F-.5  
PPG36F-1  
PPG36F-2  
PPG36F-3  
PPG36F-4  
PPG36F-5  
PPG36F-6  
PPG36F-7  
PPG36F-8  
PPG36F-9  
PPG36F-10  
·
·
·
·
·
Inherent width (PW0): 12ns typical  
Inherent delay (TTO): 3.5ns ± 2ns  
Operating temperature: 0° to 70° C  
Supply voltage VCC: 5VDC ± 5%  
Supply current: ICC = 60ma typical  
2 ± 0.5  
3 ± 1.0  
4 ± 1.0  
5 ± 1.5  
6 ± 1.5  
7 ± 1.5  
8 ± 2.0  
9 ± 2.0  
10 ± 2.0  
NOTE: Any dash number between .5 and 10 not  
shown is also available.  
Ó1997 Data Delay Devices  
Doc #97009  
1/15/97  
DATA DELAY DEVICES, INC.  
3 Mt. Prospect Ave. Clifton, NJ 07013  
1

与PPG36F-3相关器件

型号 品牌 描述 获取价格 数据表
PPG36F-3C4 ETC Peripheral IC

获取价格

PPG36F-3C5 DATADELAY Pulse Generator Delay Line, Programmable, 1-Func, 63-Tap, Complementary Output,

获取价格

PPG-36F-3M DATADELAY Pulse Generator Delay Line, Programmable, 1-Func, 63-Tap, Complementary Output, TTL, LOW P

获取价格

PPG36F-3M ETC Peripheral IC

获取价格

PPG-36F-3MC4 DATADELAY Pulse Generator Delay Line, Programmable, 1-Func, 63-Tap, Complementary Output, TTL,

获取价格

PPG36F-3MC4 ETC Peripheral IC

获取价格