5秒后页面跳转
MT8870DE PDF预览

MT8870DE

更新时间: 2024-01-08 07:40:11
品牌 Logo 应用领域
MITEL 电信集成电路光电二极管
页数 文件大小 规格书
12页 218K
描述
ISO2-CMOS Integrated DTMF Receiver

MT8870DE 技术参数

是否Rohs认证: 不符合生命周期:Transferred
包装说明:TSSOP,Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.64
JESD-30 代码:R-PDSO-G20JESD-609代码:e0
长度:6.5 mm功能数量:1
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH认证状态:Not Qualified
座面最大高度:1.2 mm标称供电电压:5 V
表面贴装:YES电信集成电路类型:DTMF SIGNALING CIRCUIT
温度等级:INDUSTRIAL端子面层:TIN LEAD
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL宽度:4.4 mm
Base Number Matches:1

MT8870DE 数据手册

 浏览型号MT8870DE的Datasheet PDF文件第2页浏览型号MT8870DE的Datasheet PDF文件第3页浏览型号MT8870DE的Datasheet PDF文件第4页浏览型号MT8870DE的Datasheet PDF文件第5页浏览型号MT8870DE的Datasheet PDF文件第6页浏览型号MT8870DE的Datasheet PDF文件第7页 
2
ISO -CMOS MT8870D/MT8870D-1  
Integrated DTMF Receiver  
ISSUE 3  
May1995  
Features  
Complete DTMF Receiver  
Ordering Information  
Low power consumption  
Internal gain setting amplifier  
Adjustable guard time  
Central office quality  
Power-down mode  
MT8870DE/DE-1 18 Pin Plastic DIP  
MT8870DC/DC-1 18 Pin Ceramic DIP  
MT8870DS/DS-1 18 Pin SOIC  
MT8870DN/DN-1 20 Pin SSOP  
MT8870DT/DT-1 20 Pin TSSOP  
-40 °C to +85 °C  
Inhibit mode  
Backward compatible with  
MT8870C/MT8870C-1  
Description  
The MT8870D/MT8870D-1 is a complete DTMF  
receiver integrating both the bandsplit filter and  
digital decoder functions. The filter section uses  
switched capacitor techniques for high and low  
group filters; the decoder uses digital counting  
techniques to detect and decode all 16 DTMF tone-  
pairs into a 4-bit code. External component count is  
minimized by on chip provision of a differential input  
amplifier, clock oscillator and latched three-state bus  
interface.  
Applications  
Receiver system for British Telecom (BT) or  
CEPT Spec (MT8870D-1)  
Paging systems  
Repeater systems/mobile radio  
Credit card systems  
Remote control  
Personal computers  
Telephone answering machine  
VDD  
VSS  
VRef  
INH  
Bias  
Circuit  
PWDN  
VRef  
Buffer  
Q1  
Chip Chip  
Power Bias  
High Group  
Filter  
Digital  
Detection  
Algorithm  
Code  
Converter  
and Latch  
Q2  
IN +  
Dial  
Tone  
Filter  
Zero Crossing  
Detectors  
Q3  
Q4  
IN -  
GS  
Low Group  
Filter  
to all  
St  
GT  
Steering  
Logic  
Chip  
Clocks  
OSC1  
OSC2  
St/GT  
ESt  
STD  
TOE  
Figure 1 - Functional Block Diagram  
4-11  

与MT8870DE相关器件

型号 品牌 描述 获取价格 数据表
MT8870DE1 MICROSEMI DTMF Signaling Circuit, CMOS, PDIP18, LEAD FREE, PLASTIC, MS-001AC, DIP-18

获取价格

MT8870DE1 ZARLINK DTMF Signaling Circuit, CMOS, PDIP18, LEAD FREE, PLASTIC, MS-001AC, DIP-18

获取价格

MT8870DE-1 MITEL ISO2-CMOS Integrated DTMF Receiver

获取价格

MT8870DE1-1 ZARLINK DTMF Signaling Circuit, CMOS, PDIP18, LEAD FREE, PLASTIC, MS-001AC, DIP-18

获取价格

MT8870DN MITEL ISO2-CMOS Integrated DTMF Receiver

获取价格

MT8870DN1 ZARLINK DTMF Signaling Circuit, CMOS, PDSO20, 5.30 MM, LEAD FREE, MO-150AE, SSOP-20

获取价格