Datasheet > MSM51V4222C

MSM51V4222C

更新时间： 2022-11-25 14:34:01

阅读下载

获取价格

如果您发现信息不准确，欢迎纠错

MSM51V4222C 数据手册

FEDS51V4222C-03

This version: Oct. 2000

Previous version: Feb. 2000

Semiconductor

MSM51V4222C

262,263-Word × 4-Bit Field Memory

GENERAL DESCRIPTION

The OKI MSM51V4222C is a high performance 1-Mbit, 256 K × 4-bit, Field Memory. It is designed for high-

speed serial access applications such as HDTVs, conventional NTSC TVs, VTRs, digital movies and Multi-media

systems. It is a FRAM for wide or low end use as general commodity TVs and VTRs, exclusively. The

MSM51V4222C is not designed for the other use or high end use in medical systems, professional graphics

systems which require long term picture, and data storage systems and others. The 1-Mbit capacity fits one field of

a conventional NTSC TV screen and cascaded directly without any delay devices among the MSM51V4222C.

(Cascading of MSM51V4222C provides larger storage depth or a longer delay).

Each of the 4-bit planes has separate serial write and read ports. These employ independent control clocks to

support asynchronous read and write operations. Different clock rates are also supported that allow alternate data

rates between write and read data streams.

The MSM51V4222C provides high speed FIFO, First-In First-Out, operation without external refreshing: it

refreshes its DRAM storage cells automatically, so that it appears fully static to the users.

Moreover, fully static type memory cells and decoders for serial access enable refresh free serial access operation,

so that the serial read and/or write control clock can be halted high or low for any duration as long as the power is

on. Internal conflicts of memory access and refreshing operations are prevented by special arbitration logic.

The MSM51V4222C’s function is simple, and similar to a digital delay device whose delay-bit-length is easily set

by reset timing. The delay length, number of read delay clocks between write and read, is determined by externally

controlled write and read reset timings.

Additional SRAM serial registers, or line buffers for the initial access of 256 × 4-bit enable high speed first-bit-

access with no clock delay just after the write or read reset timings.

The MSM51V4222C is similar in operation and functionality to OKI 2-Mbit Field Memory MSM51V8222A.

1/16

12 3 4 5 6 7...16

下载PDF

型号	品牌	描述	获取价格	数据表
MSM51V4222C-30JA	OKI	262,263-Word × 4-Bit Field Memory	获取价格
MSM51V4222C-30RA	OKI	262,263-Word × 4-Bit Field Memory	获取价格
MSM51V4222C-30RD	OKI	262,263-Word × 4-Bit Field Memory	获取价格
MSM51V4222C30RS	OKI	Memory Circuit, 256KX4, CMOS, PDIP16, 0.300 INCH, 2.54 MM PITCH, PLASTIC, DIP-16	获取价格
MSM51V4222C30ZS	OKI	Memory Circuit, 256KX4, CMOS, PZIP20, 0.400 INCH HEIGHT, 1.27 MM PITCH, PLASTIC, ZIP-20	获取价格
MSM51V4222C-40JA	OKI	262,263-Word × 4-Bit Field Memory	获取价格