5秒后页面跳转
MS8104166 PDF预览

MS8104166

更新时间: 2022-11-25 09:37:19
品牌 Logo 应用领域
冲电气 - OKI 先进先出芯片
页数 文件大小 规格书
19页 135K
描述
Dual FIFO (262,214 Words × 8 Bits) × 2

MS8104166 数据手册

 浏览型号MS8104166的Datasheet PDF文件第2页浏览型号MS8104166的Datasheet PDF文件第3页浏览型号MS8104166的Datasheet PDF文件第4页浏览型号MS8104166的Datasheet PDF文件第5页浏览型号MS8104166的Datasheet PDF文件第6页浏览型号MS8104166的Datasheet PDF文件第7页 
PEDS8104166-01  
1
This version: Dec. 2001  
Semiconductor  
MS8104166  
Preliminary  
Dual FIFO (262,214 Words × 8 Bits) × 2  
GENERAL DESCRIPTION  
The MS8104166 is a single-chip 4Mb FIFO functionally composed of two Oki’s 2Mb FIFO (First-In First-Out)  
memories which were designed for 256k × 8-bit high-speed asynchronous read/write operation.  
The read clock of each of the 2Mb FIFO memories is connected in common, and the clocks are provided  
independently of each of the FIFO memories. The MS8104166 functionally compatible with Oki’s 2Mb FIFO  
memory (MSM518222A), can be used as a ×16 configuration FIFO.  
The MS8104166 is a field memory for wide or low end use in general commodity TVs and VTRs exclusively and  
is not designed for high end use in professional graphics systems, which require long term picture storage, data  
storage, medical use and other storage systems.  
The MS8104166 provides independent control clocks to support asynchronous read and write operations.  
Different clock rates are also supported, which allow alternate data rates between write and read data streams.  
The MS8104166 provides high speed FIFO (First-in First-out) operation without external refreshing: MS8104166  
refreshes its DRAM storage cells automatically, so that it appears fully static to the users.  
Moreover, fully static type memory cells and decoders for serial access enable the refresh free serial access  
operation, so that serial read and/or write control clock can be halted high or low for any duration as long as the  
power is on. Internal conflicts of memory access and refreshing operations are prevented by special arbitration  
logic.  
The MS8104166’s function is simple, and similar to a digital delay device whose delay-bit-length is easily set by  
reset timing. The delay length and the number of read delay clocks between write and read, is determined by  
externally controlled write and read reset timings.  
Additional SRAM serial registers, or line buffers for the initial access of 256 × 16-bit enable high speed first-bit-  
access with no clock delay just after the write or read reset timings.  
The MS8104166, which is provided with two sets of the serial write clocks, allows the split-screen processing to be  
implemented easily.  
Additionally, the MS8104166 has a write mask function or input enable function (IE), and read-data skipping  
function or output enable function (OE). The differences between write enable (WE) and input enable (IE), and  
between read enable (RE) and output enable (OE) are that WE and RE can stop serial write/read address  
increments, but IE and OE cannot stop the increment, when write/read clocking is continuously applied to the  
MS8104166. The input enable (IE) function allows the user to write into selected locations of the memory only,  
leaving the rest of the memory contents unchanged. This facilitates data processing to display a “picture in picture”  
on a TV screen.  
1/19  

与MS8104166相关器件

型号 品牌 描述 获取价格 数据表
MS8104166-20TB OKI FIFO, 256KX8, 18ns, Synchronous, CMOS, PQFP100, 14 X 14 MM, 0.50 MM PITCH, PLASTIC, TQFP-1

获取价格

MS8104166-25TB OKI FIFO, 256KX8, 22ns, Synchronous, CMOS, PQFP100, 14 X 14 MM, 0.50 MM PITCH, PLASTIC, TQFP-1

获取价格

MS8104166A OKI Dual FIFO (262,214 Words × 8 Bits) × 2

获取价格

MS8104166A-20TB OKI FIFO, 256KX8, 18ns, Synchronous, CMOS, PQFP100, 14 X 14 MM, 0.50 MM PITCH, PLASTIC, TQFP-1

获取价格

MS8104166A-25TB OKI FIFO, 256KX8, 22ns, Synchronous, CMOS, PQFP100, 14 X 14 MM, 0.50 MM PITCH, PLASTIC, TQFP-1

获取价格

MS8128FK-35 MOSAIC SRAM Module, 128KX8, 35ns, CMOS

获取价格