Datasheet > EDI8F32259V

EDI8F32259V

更新时间： 2022-04-23 23:00:11

品牌	Logo	应用领域
WEDC		/
页数	文件大小	规格书
7页	384K
描述
256Kx32 Static RAM CMOS, High Speed Module

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

EDI8F32259V 数据手册

EDI8F32259V

White Electronic Designs

256Kx32 Static RAM CMOS, High Speed Module

FEATURES

DESCRIPTION

256Kx32 bit CMOS Static RAM

The EDI8F32259V is a high speed 8Mb Static RAM module

organizedas256Kwordsby32bits.Thismoduleisconstructed

from eight 256Kx4 Static RAMs in SOJ packages on an epoxy

laminate (FR4) board.

Access Times: 12, 15, 20, and 25ns

Individual Byte Selects

Fully Static, No Clocks

t_TLCompatible I/O

Four chip enables (E0#-E3#) are used to independently

enable the four bytes. Reading or writing can be executed on

individual bytes or any combination of multiple bytes through

proper use of selects.

High Density Package with JEDEC Standard Pinouts

72 Pin SIMM No. 175 (Angle)

72 Pin ZIP No. 176

The EDI8F32259V is offered in 72 pin ZIP/SIMM package

which enables eight megabits of memory to be placed in less

than 1.3 square inches of board space.

72 Pin SIMM No. 354 (Straight)

Single +3.3V (±10%) Supply Operation

All inputs and outputs are t_TLcompatible and operate from a

single 3.3V supply. Fully asynchronous circuitry requires no

clocks or refreshing for operation and provides equal access

and cycle times for ease of use.

The ZIP and SIMM modules contain four P_D(Presence Detect)

pins which are used to identify module memory density in

applications where alternate modules can be interchanged.

PIN CONFIGURATIONS AND BLOCK DIAGRAM

FIG. 1

ꢇꢏ

PIN NAMES

�ꢀ

ꢔꢄꢓꢏ

ꢔꢃꢓꢏ

ꢍꢇꢎꢏ

ꢍꢇꢑꢏ

ꢕꢓꢏ

ꢃꢎꢏ

ꢃꢋꢏ

ꢃꢌꢏ

ꢄꢊꢏ

ꢄꢇꢏ

ꢄꢈꢏ

ꢄꢃꢏ

ꢄꢄꢏ

ꢄꢐꢏ

ꢄꢑꢏ

ꢄꢎꢏ

ꢄꢋꢏ

ꢄꢌꢏ

ꢐꢊꢏ

ꢐꢇꢏ

ꢐꢈꢏ

ꢐꢃꢏ

ꢐꢄꢏ

ꢐꢐꢏ

ꢐꢑꢏ

ꢐꢎꢏ

ꢐꢋꢏ

ꢐꢌꢏ

ꢑꢊꢏ

ꢑꢇꢏ

ꢑꢈꢏ

ꢑꢃꢏ

ꢑꢄꢏ

ꢑꢐꢏ

ꢑꢑꢏ

ꢑꢎꢏ

ꢑꢋꢏ

ꢑꢌꢏ

ꢎꢊꢏ

ꢎꢇꢏ

ꢎꢈ

ꢈꢏ

�ꢀ

ꢁꢂꢃ

ꢁꢂꢄ

ꢃꢏ

A0-A17

E0#-E3#

Address Inputs

Chip Enables

ꢄꢏ

ꢐꢏ

ꢅꢆꢆ

ꢑꢏ

ꢁꢂꢇ

ꢁꢂꢈ

Write Enables

ꢅꢆꢆꢏ

ꢎꢏ

ꢂꢉꢈꢄꢏ

ꢂꢉꢇꢑꢏ

ꢂꢉꢈꢐꢏ

ꢂꢉꢇꢎꢏ

ꢂꢉꢈꢑꢏ

ꢂꢉꢇꢋꢏ

ꢂꢉꢈꢎꢏ

ꢂꢉꢇꢌꢏ

ꢍꢃꢏ

ꢋꢏ

ꢂꢉꢊ

ꢂꢉꢋ

ꢂꢉꢇ

ꢂꢉꢌ

ꢂꢉꢈ

ꢂꢉꢇꢊ

ꢂꢉꢃ

ꢂꢉꢇꢇ

Output Enable

ꢌꢏ

ꢇꢊꢏ

ꢇꢇꢏ

ꢇꢈꢏ

ꢇꢃꢏ

ꢇꢄꢏ

ꢇꢐꢏ

ꢇꢑꢏ

ꢇꢎꢏ

ꢇꢋꢏ

ꢇꢌꢏ

ꢈꢊꢏ

ꢈꢇꢏ

ꢈꢈꢏ

ꢈꢃꢏ

ꢈꢄꢏ

ꢈꢐꢏ

ꢈꢑꢏ

ꢈꢎꢏ

ꢈꢋꢏ

ꢈꢌꢏ

ꢃꢊꢏ

ꢃꢇꢏ

ꢃꢈꢏ

ꢃꢃꢏ

ꢃꢄꢏ

ꢃꢐꢏ

ꢃꢑ

DQ0-DQ31

V_CC

Common Data Input/Output

Power (+5V ±10%)

Ground

V_SS

ꢅꢀꢀ

�ꢀꢁ�ꢂꢃ

ꢄꢅ

ꢍꢇꢊꢏ

ꢍꢊ

ꢍꢎ

ꢍꢄꢏ

ꢍꢇꢇꢏ

ꢍꢇ

ꢆꢅ

ꢍꢐꢏ

ꢍꢋꢏ

ꢍꢇꢈꢏ

ꢈꢐꢍꢑ

ꢒꢓꢓꢓꢏ

ꢈꢐꢍꢑ

ꢒꢓꢓꢓꢏ

ꢍꢈꢏ

ꢊꢋꢏꢁꢊꢋꢃ

ꢊꢋꢀꢁꢊꢋꢉ

ꢅꢀꢀꢏ

ꢍꢌꢏ

ꢍꢇꢃꢏ

ꢍꢑꢏ

ꢂꢉꢇꢈꢏ

ꢂꢉꢄꢏ

ꢂꢉꢇꢃꢏ

ꢂꢉꢐꢏ

ꢂꢉꢇꢄꢏ

ꢂꢉꢑꢏ

ꢂꢉꢇꢐꢏ

ꢂꢉꢎꢏ

ꢇꢀꢅ

ꢂꢉꢈꢊꢏ

ꢂꢉꢈꢋꢏ

ꢂꢉꢈꢇꢏ

ꢂꢉꢈꢌꢏ

ꢂꢉꢈꢈꢏ

ꢂꢉꢃꢊꢏ

ꢂꢉꢈꢃꢏ

ꢂꢉꢃꢇꢏ

ꢈꢐꢍꢑ

ꢒꢓꢓꢓꢏ

ꢈꢐꢍꢑ

ꢒꢓꢓꢓꢏ

ꢊꢋꢂꢈꢁꢊꢋꢂꢐ

ꢊꢋꢈꢀꢁꢊꢋꢈꢉ

ꢊꢋꢈꢌꢁꢊꢋꢉꢂ

ꢊꢋꢌꢁꢊꢋꢂꢂ

ꢊꢋꢂꢍꢁꢊꢋꢂꢎ

ꢊꢋꢈꢏꢁꢊꢋꢈꢃ

ꢇꢂꢅ

ꢇꢈꢅ

ꢅꢆꢆꢏ

ꢈꢐꢍꢑ

ꢒꢓꢓꢓꢏ

ꢈꢐꢍꢑ

ꢒꢓꢓꢓꢏ

ꢒꢓꢏ

ꢍꢇꢐꢏ

ꢍꢇꢄꢏ

ꢔꢈꢓꢏ

ꢔꢇꢓ

ꢅꢆꢆꢏ

�ꢀ

ꢈꢐꢍꢑ

ꢒꢓꢓꢓꢏ

ꢈꢐꢍꢑ

ꢒꢓꢓꢓꢏ

ꢁꢂꢏꢇꢖꢈꢏꢗꢏꢅꢆꢆ

ꢁꢂꢏꢃꢖꢏꢄꢏꢗꢏꢘꢙꢚꢛ

ꢇꢉꢅ

White Electronic Designs Corp. reserves the right to change products or speciﬁcations without notice.

Oct 2002

Rev. 0A

White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com

12 3 4 5 6 7

下载PDF

与EDI8F32259V相关器件

型号	品牌	描述	获取价格	数据表
EDI8F32259V12MMC	WEDC	256Kx32 Static RAM CMOS, High Speed Module	获取价格
EDI8F32259V12MNC	WEDC	256Kx32 Static RAM CMOS, High Speed Module	获取价格
EDI8F32259V12MZC	WEDC	256Kx32 Static RAM CMOS, High Speed Module	获取价格
EDI8F32259V15MMC	WEDC	256Kx32 Static RAM CMOS, High Speed Module	获取价格
EDI8F32259V15MNC	WEDC	256Kx32 Static RAM CMOS, High Speed Module	获取价格
EDI8F32259V15MZC	WEDC	256Kx32 Static RAM CMOS, High Speed Module	获取价格

与EDI8F32259V相关文章

MAX6675资料手册参数详解、引脚配置说明
2024-05-13

3
LM258引脚图及功能介绍、主要参数分析
2024-05-13

2
CD4052资料手册参数详解、引脚配置说明
2024-05-13

3
一文带你了解TPS5430资料手册分析：参数介绍、引脚配置说明
2024-05-13

3

产品中心

服务支持

精选活动

关于我们

帮助中心

EDI8F32259V

EDI8F32259V 数据手册

与EDI8F32259V相关器件

与EDI8F32259V相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

EDI8F32259V

EDI8F32259V 数据手册

与EDI8F32259V相关器件

与EDI8F32259V相关文章

您还可以找

您在本页遇到什么问题？