Datasheet > AT847

AT847

更新时间： 2022-11-29 10:24:59

品牌	Logo	应用领域
POSEICO		/
页数	文件大小	规格书
4页	46K
描述
PHASE CONTROL THYRISTOR

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AT847 数据手册

Via N. Lorenzi 8 - I 16152 GENOVA - ITALY

Tel. int. +39/(0)10 6556549 - (0)10 6556488

Fax Int. +39/(0)10 6442510

Ansaldo Trasporti s.p.a.

Unita' Semiconduttori

ANSALDO

Tx 270318 ANSUSE I -

PHASE CONTROL THYRISTOR AT847

Repetitive voltage up to

Mean on-state current

2500 V

2980 A

39.2 kA

Surge current

FINAL SPECIFICATION

feb 97 - ISSUE : 02

[°C]

Symbol

Characteristic

Conditions

Value

Unit

BLOCKING

V RRM

V RSM

V DRM

I RRM

I DRM

Repetitive peak reverse voltage

Non-repetitive peak reverse voltage

Repetitive peak off-state voltage

Repetitive peak reverse current

Repetitive peak off-state current

125 2500

125 2600

125 2500

V=VRRM

V=VDRM

125

200

CONDUCTING

I T (AV)

I TSM

I² t

Mean on-state current

Surge on-state current

I² t

180° sin, 50 Hz, Th=55°C, double side cooled

180° sin, 50 Hz, Tc=85°C, double side cooled

sine wave, 10 ms

2980

2370

125

39.2

without reverse voltage

7683 x1E3

1.22

A²s

V T

On-state voltage

On-state current = 2100 A

V T(TO)

r T

Threshold voltage

On-state slope resistance

125

0.85

125 0.175

mohm

SWITCHING

di/dt

dv/dt

Critical rate of rise of on-state current, min. From 75% VDRM up to 3280 A, gate 10V 5ohm 125

800

A/µs

V/µs

µs

Critical rate of rise of off-state voltage, min. Linear ramp up to 70% of VDRM 125 1000

Gate controlled delay time, typical

Circuit commutated turn-off time, typical

Reverse recovery charge

VD=100V, gate source 10V, 10 ohm , tr=.5 µs

dV/dt = 20 V/µs linear up to 75% VDRM

di/dt=-20 A/µs, I= 2150 A

VR= 50 V

400

µs

Q rr

I rr

I H

125

µC

Peak reverse recovery current

Holding current, typical

VD=5V, gate open circuit

VD=12V, tp=30µs

500

I L

Latching current, typical

1000

GATE

V GT

Gate trigger voltage

VD=12V

3.5

400

0.25

I GT

Gate trigger current

VD=12V

V GD

V FGM

Non-trigger gate voltage, min.

Peak gate voltage (forward)

Peak gate current

VD=VDRM

125

FGM

V RGM

P GM

P G

Peak gate voltage (reverse)

Peak gate power dissipation

Average gate power dissipation

Pulse width 100 µs

150

MOUNTING

R th(j-h)

Thermal impedance, DC

Thermal impedance

Junction to heatsink, double side cooled

Case to heatsink, double side cooled

°C/kW

R th(c-h)

T j

Operating junction temperature

Mounting force

-30 / 125

40.0 / 50.0

1700

°C

Mass

ORDERING INFORMATION : AT847 S 25

VDRM&VRRM/100

standard specification

12 3 4

下载PDF

与AT847相关器件

型号	品牌	描述	获取价格	数据表
AT847HT	POSEICO	PHASE CONTROL THYRISTOR	获取价格
AT847HTS28	POSEICO	PHASE CONTROL THYRISTOR	获取价格
AT847LT	POSEICO	PHASE CONTROL THYRISTOR	获取价格
AT847LTS25	POSEICO	PHASE CONTROL THYRISTOR	获取价格
AT847S25	POSEICO	PHASE CONTROL THYRISTOR	获取价格
AT84AD001	ETC	AT84AD001 Smart ADC?? Preliminary Summary [Updated 08/03. 4 Pages] Dual ADC 8-bit 1 Gsps f	获取价格