Datasheet > AT738

AT738

更新时间： 2022-11-25 11:23:03

品牌	Logo	应用领域
POSEICO		/
页数	文件大小	规格书
4页	47K
描述
PHASE CONTROL THYRISTOR

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

AT738 数据手册

Via N. Lorenzi 8 - I 16152 GENOVA - ITALY

Tel. int. +39/(0)10 6556549 - (0)10 6556488

Fax Int. +39/(0)10 6442510

Ansaldo Trasporti s.p.a.

Unita' Semiconduttori

ANSALDO

Tx 270318 ANSUSE I -

PHASE CONTROL THYRISTOR AT738

Repetitive voltage up to

Mean on-state current

2200 V

3670 A

60 kA

Surge current

FINAL SPECIFICATION

feb 97 - ISSUE : 02

[°C]

Symbol

Characteristic

Conditions

Value

Unit

BLOCKING

V RRM

V RSM

V DRM

I RRM

I DRM

Repetitive peak reverse voltage

Non-repetitive peak reverse voltage

Repetitive peak off-state voltage

Repetitive peak reverse current

Repetitive peak off-state current

125 2200

125 2300

125 2200

V=VRRM

V=VDRM

125

200

CONDUCTING

I T (AV)

I TSM

I² t

Mean on-state current

Surge on-state current

I² t

180° sin, 50 Hz, Th=55°C, double side cooled

180° sin, 50 Hz, Tc=85°C, double side cooled

sine wave, 10 ms

3670

2860

125

without reverse voltage

18000 x1E3

1.1

A²s

V T

On-state voltage

On-state current = 2000 A

V T(TO)

r T

Threshold voltage

On-state slope resistance

125

0.92

125 0.090

mohm

SWITCHING

di/dt

dv/dt

Critical rate of rise of on-state current, min. From 75% VDRM up to 3000 A, gate 10V 5ohm 125

200

500

A/µs

V/µs

µs

Critical rate of rise of off-state voltage, min. Linear ramp up to 75% of VDRM

125

Gate controlled delay time, typical

Circuit commutated turn-off time, typical

Reverse recovery charge

VD=100V, gate source 25V, 10 ohm , tr=.5 µs

dV/dt = 20 V/µs linear up to 80% VDRM

di/dt=-20 A/µs, I= 2000 A

VR= 50 V

320

µs

Q rr

I rr

I H

125

µC

Peak reverse recovery current

Holding current, typical

VD=5V, gate open circuit

VD=5V, tp=30µs

300

700

I L

Latching current, typical

GATE

V GT

Gate trigger voltage

VD=5V

3.5

350

0.25

I GT

Gate trigger current

VD=5V

V GD

V FGM

Non-trigger gate voltage, min.

Peak gate voltage (forward)

Peak gate current

VD=VDRM

125

FGM

V RGM

P GM

P G

Peak gate voltage (reverse)

Peak gate power dissipation

Average gate power dissipation

Pulse width 100 µs

150

MOUNTING

R th(j-h)

Thermal impedance, DC

Thermal impedance

Junction to heatsink, double side cooled

Case to heatsink, double side cooled

°C/kW

R th(c-h)

T j

Operating junction temperature

Mounting force

-30 / 125

40.0 / 50.0

1700

°C

Mass

ORDERING INFORMATION : AT738 S 22

VDRM&VRRM/100

standard specification

12 3 4

下载PDF

与AT738相关器件

型号	品牌	描述	获取价格	数据表
AT738HT	POSEICO	PHASE CONTROL THYRISTOR	获取价格
AT738HTS22	POSEICO	PHASE CONTROL THYRISTOR	获取价格
AT738LT	POSEICO	PHASE CONTROL THYRISTOR	获取价格
AT738LTS22	POSEICO	PHASE CONTROL THYRISTOR	获取价格
AT738S22	POSEICO	PHASE CONTROL THYRISTOR	获取价格
AT73C201	ATMEL	POWER SUPPLY AND BATTERY MANAGEMENT IC	获取价格