Datasheet > ASM3P623S05A

ASM3P623S05A

更新时间： 2022-12-27 18:03:51

品牌	Logo	应用领域
PULSECORE		/
页数	文件大小	规格书
15页	683K
描述
Timing-Safe™ Peak EMI reduction IC

阅读下载

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

ASM3P623S05A 数据手册

May 2007

rev 0.3

ASM3P623S05/09A/B

Timing-Safe™ Peak EMI reduction IC

General Features

the eight-pin version and accepts one reference input and

drives out five low-skew clocks.

•

Clock distribution with Timing-Safe™ Peak EMI

Reduction

All parts have on-chip PLLs that lock to an input clock on

the CLKIN pin. The PLL feedback is on-chip and is

obtained from the CLKOUT pad, internal to the device.

•

Input frequency range: 20MHz - 50MHz

Zero input - output propagation delay

Low-skew outputs

• Output-output skew less than 250pS

• Device-device skew less than 700pS

Less than 200pS cycle-to-cycle jitter is compatible

with Pentium^®based systems

Available in 16pin, 150mil SOIC, 4.4mm TSSOP

(ASM3P623S09A/B), and in 8pin, 150 mil SOIC,

4.4mm TSSOP Packages (ASM3P623S05A/B)

3.3V Operation

Multiple ASM3P623S05/09A/B devices can accept the

same input clock and distribute it. In this case, the skew

between the outputs of the two devices is guaranteed to be

less than 700pS.

•

All outputs have less than 200pS of cycle-to-cycle jitter.

The input and output propagation delay is guaranteed to be

less than ±350pS, and the output-to-output skew is

guaranteed to be less than 250pS.

•

Advanced CMOS technology

The First True Drop-in Solution

Refer “Spread Spectrum Control and Input-Output Skew

Table” for deviations and Input-Output Skew for

ASM3P623S05A/B and ASM3P623S09A/B devices

Functional Description

ASM3P623S05/09A/B is a versatile, 3.3V zero-delay buffer

designed to distribute high-speed Timing-Safe™ clocks

with Peak EMI Reduction. ASM3P623S09A/B accepts one

reference input and drives out nine low-skew clocks. It is

available in a 16pin Package. The ASM3P623S05A/B is

The ASM3P623S05A/B and ASM3P623S09A/B are

available in two different packages, as shown in the

ordering information table.

Block Diagram

PLL

CLKOUT

CLKA1

CLKA2

CLKA3

CLKA4

CLKB1

CLKB2

CLKB3

CLKB4

PLL

CLKOUT

MUX

CLKIN

CLK1

CLK2

CLK3

ASM3P623S05A/B

CLK4

Select Input

Decoding

ASM3P623S09A/B

PulseCore Semiconductor Corporation

1715 S. Bascom Ave Suite 200 Campbell, CA 95008 • Tel: 408-879-9077 • Fax: 408-879-9018

www.pulsecoresemi.com

Notice: The information in this document is subject to change without notice.

12 3 4 5 6 7...15

下载PDF

与ASM3P623S05A相关器件

型号	品牌	描述	获取价格	数据表
ASM3P623S05AF-08-SR	PULSECORE	Timing-Safe™ Peak EMI reduction IC	获取价格
ASM3P623S05AF-08-ST	PULSECORE	Timing-Safe™ Peak EMI reduction IC	获取价格
ASM3P623S05AF-08-TR	PULSECORE	Timing-Safe™ Peak EMI reduction IC	获取价格
ASM3P623S05AF-08-TT	PULSECORE	Timing-Safe™ Peak EMI reduction IC	获取价格
ASM3P623S05AG-08-SR	PULSECORE	Timing-Safe™ Peak EMI reduction IC	获取价格
ASM3P623S05AG-08-ST	PULSECORE	Timing-Safe™ Peak EMI reduction IC	获取价格