5秒后页面跳转
9DB102 PDF预览

9DB102

更新时间: 2023-12-20 18:46:34
品牌 Logo 应用领域
瑞萨 - RENESAS PC
页数 文件大小 规格书
14页 296K
描述
2-output Differential Buffer for PCIe Gen2

9DB102 数据手册

 浏览型号9DB102的Datasheet PDF文件第2页浏览型号9DB102的Datasheet PDF文件第3页浏览型号9DB102的Datasheet PDF文件第4页浏览型号9DB102的Datasheet PDF文件第5页浏览型号9DB102的Datasheet PDF文件第6页浏览型号9DB102的Datasheet PDF文件第7页 
ICS9DB102  
Two Output Differential Buffer for PCIe Gen1 & Gen2  
Description  
Features/Benefits  
CLKREQ# pin for outputs 1 and 4/output enable for Express  
Card applications  
PLL or bypass mode/PLL can dejitter incoming clock  
Selectable PLL bandwidth/minimizes jitter peaking in  
downstream PLLs  
Spread Spectrum Compatible/tracks spreading input clock  
for low EMI  
The ICS9DB102 zero-delay buffer supports PCI Express  
clocking requirements. The ICS9DB102 is driven by a differential  
SRC output pair from an ICS CK410/CK505-compliant main  
clock. It attenuates jitter on the input clock and has a selectable  
PLL Band Width to maximize performance in systems with or  
without Spread-Spectrum clocking.  
SMBus Interface/unused outputs can be disabled  
Industrial temperature range available  
Output Features  
2 - 0.7V current mode differential output pairs (HCSL)  
Key Specifications  
Cycle-to-cycle jitter < 35ps  
Output-to-output skew < 25ps  
Functional Block Diagram  
CLKREQ0#  
CLKREQ1#  
PCIEX0  
PCIEX1  
CLK_INT  
SPREAD  
COMPATIBLE  
PLL  
CLK_INC  
PLL_BW  
SMBDAT  
SMBCLK  
CONTROL  
LOGIC  
IREF  
IDT® Two Output Differential Buffer for PCIe Gen1 & Gen2  
852 REV Q 08/27/13  

与9DB102相关器件

型号 品牌 描述 获取价格 数据表
9DB102AFILF IDT PLL Based Clock Driver, 9DB Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 0.150

获取价格

9DB102AFILFT IDT PLL Based Clock Driver, 9DB Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 0.150

获取价格

9DB102AFLF IDT PLL Based Clock Driver, 9DB Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 0.150

获取价格

9DB102AFLFT IDT PLL Based Clock Driver, 9DB Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 0.150

获取价格

9DB102AGILF IDT PLL Based Clock Driver, 9DB Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 4.40 M

获取价格

9DB102AGILFT IDT PLL Based Clock Driver, 9DB Series, 4 True Output(s), 0 Inverted Output(s), PDSO20, 4.40 M

获取价格