5秒后页面跳转
捷配首页

Datasheet > 54ACT16657
54ACT16657 PDF预览

54ACT16657

更新时间： 2024-01-13 14:06:37
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
8页 150K
描述
16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

阅读下载

获取价格

54ACT16657 技术参数

生命周期：Obsolete零件包装代码：DFP
包装说明：DFP, FL56,.4,25针数：56
Reach Compliance Code：unknown风险等级：5.82
其他特性：WITH DIRECTION CONTROL; PARITY GENERATION A TO B; ERROR DETECTION B TO A; PROGRAMMABLE PARITY控制类型：COMMON CONTROL
计数方向：BIDIRECTIONAL系列：ACT
JESD-30 代码：R-GDFP-F56长度：18.288 mm
负载电容（CL）：50 pF逻辑集成电路类型：BUS TRANSCEIVER
最大I（ol）：0.024 A位数：8
功能数量：2端口数量：2
端子数量：56最高工作温度：125 °C
最低工作温度：-55 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：CERAMIC, GLASS-SEALED
封装代码：DFP封装等效代码：FL56,.4,25
封装形状：RECTANGULAR封装形式：FLATPACK
电源：3.3/5 VProp。Delay @ Nom-Sup：10.7 ns
传播延迟（tpd）：10.6 ns认证状态：Not Qualified
座面最大高度：3.05 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：CMOS温度等级：MILITARY
端子形式：FLAT端子节距：0.635 mm
端子位置：DUAL翻译：N/A
宽度：9.652 mmBase Number Matches：1

54ACT16657 数据手册

 浏览型号54ACT16657的Datasheet PDF文件第2页浏览型号54ACT16657的Datasheet PDF文件第3页浏览型号54ACT16657的Datasheet PDF文件第4页浏览型号54ACT16657的Datasheet PDF文件第5页浏览型号54ACT16657的Datasheet PDF文件第6页浏览型号54ACT16657的Datasheet PDF文件第7页 
54ACT16657, 74ACT16657  
16-BIT TRANSCEIVERS  
WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS  
SCAS164A – JANUARY 1991 – REVISED APRIL 1996  
54ACT16657 . . . WD PACKAGE  
74ACT16657 . . . DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
Inputs Are TTL-Voltage Compatible  
Flow-Through Architecture Optimizes  
PCB Layout  
1T/R  
1OE  
NC  
1ERR  
GND  
1A1  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
1ODD/EVEN  
1PARITY  
GND  
1B1  
1B2  
2
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
3
CC  
4
5
EPIC (Enhanced-Performance Implanted  
CMOS) 1-µm Process  
6
1A2  
V
7
V
CC  
CC  
500-mA Typical Latch-Up Immunity at  
125°C  
1B3  
1B4  
1B5  
GND  
1B6  
1B7  
1B8  
2B1  
2B2  
2B3  
GND  
2B4  
2B5  
2B6  
8
1A3  
1A4  
1A5  
GND  
1A6  
1A7  
1A8  
2A1  
2A2  
2A3  
GND  
2A4  
2A5  
2A6  
9
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) Packages Using  
25-mil Center-to-Center Pin Spacings and  
380-mil Fine-Pitch Ceramic Flat (WD)  
Packages Using 25-mil Center-to-Center  
Pin Spacings  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
description  
The ’ACT16657 contain two noninverting octal  
transceiver sections with separate parity  
generator/checker circuits and control signals.  
For either section, the transmit/receive (1T/R or  
2T/R) input determines the direction of data flow.  
When 1T/R (or 2T/R) is high, data flows from the  
1A (or 2A) port to the 1B (or 2B) port (transmit  
mode); when 1T/R (or 2T/R) is low, data flows  
from the 1B (or 2B) port to the 1A (or 2A) port  
(receive mode). When the output-enable (1OE or  
2OE) input is high, both the 1A (or 2A) and 1B (or  
2B) ports are in the high-impedance state.  
V
V
CC  
CC  
2B7  
2B8  
GND  
2PARITY  
2ODD/EVEN  
2T/R  
2A7  
2A8  
GND  
2ERR  
NC  
2OE  
Odd or even parity is selected by a logic high or  
low level, respectively, on the 1ODD/EVEN (or  
2ODD/EVEN) input. 1PARITY (or 2PARITY)  
carries the parity bit value; it is an output from the  
parity generator/checker in the transmit mode and  
an input to the parity generator/checker in the  
receive mode.  
NC – No internal connection  
In the transmit mode, after the 1A (or 2A) bus is polled to determine the number of high bits, 1PARITY (or  
2PARITY) is set to the logic level that maintains the parity sense selected by the level at the 1ODD/EVEN (or  
2ODD/EVEN) input. For example, if 1ODD/EVEN is low (even parity selected) and there are five high bits on  
the 1A bus, then 1PARITY is set to the logic high level so that an even number of the nine total bits (eight 1A-bus  
bits plus parity bit) are high.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC and Widebus are trademarks of Texas Instruments Incorporated.  
Copyright 1996, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
12345678

下载PDF

与54ACT16657相关器件

型号 品牌 描述 获取价格 数据表
54ACT16657_08 TI 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

获取价格
54ACT16657WD TI 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

获取价格
54ACT16821 TI 20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

获取价格
54ACT16821WD ETC 20-Bit D-Type Flip-Flop

获取价格
54ACT16822WD ETC Logic IC

获取价格
54ACT16823 TI 18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

获取价格

与54ACT16657相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证